## The Hong Kong University of Science and Technology

### **UG Course Syllabus**

## Digital Fundamentals and System Design [Fall 2024/25]

ELEC3310

4 credits

Exclusion(s): ELEC 2200, ISDN 4000D

Prerequisite(s): ELEC 1100

Name: Prof Levent YOBAS

Email: eelyobas@ust.hk

Office Hours: Tue & Thu 11:00am - 12:00pm, Room 3102 (CYT)

### **Course Description**

Design and synthesis of digital circuits with main emphasis on sequential logic taught through project-based learning approach. Laboratory assignments make extensive use of VHDL and FPGAs and prepare students for an open-ended project undertaken in the remaining part of the course.

### **Intended Learning Outcomes (ILOs)**

By the end of this course, students should be able to:

ILO1 – Describe and analyze sequential logic circuits.

ILO2 – Design, model, and simulate sequential logic circuits using register-transfer level (RTL) design abstractions and hardware description languages (HDL).

ILO3 – Design, implement, and test sequential circuits and systems using field-programmable gate arrays (FPGAs).

ILO4 – Develop a model engineering system following a hierarchical design principle.

#### Assessment and Grading

This course will be assessed using criterion-referencing and grades will not be assigned using a curve. Details are provided below.

# Assessments:

Assessment Task	Contribution to Overall Course grade (%)	Due date
Homework	0%	
	(Homework assignments will be graded and	Week 2 to Week 12
	taken into consideration when further reference	Week 5 to Week 15
	is needed about the student performance)	
Laboratory	25%	Week 4 to Week 13
Project	15%	Week 13
Mid-Term Examination	25%	Week 7
Final Examination	35%	Week 15 to Week 16

# Mapping of Course ILOs to Assessment Tasks

Assessed Task	Mapped ILOs	Explanation	
Homework	ILO1, ILO4	This task assesses students' ability to describe and analyze sequential logic circuits (ILO1), and to design and develop a model engineering system following hierarchical design principle (ILO4).	
Laboratory & Project	IL02, ILO3, IL04	This task enriches students' knowledge in designing sequential logic circuits using HDL (ILO2), developing a hierarchical design principle (ILO4) and implementing & testing them using FPGA (ILO3).	
Mid-Term & Final Examination	IL01, IL02, L03	Mid-Term & Final exams are designed to assess students' understanding of combinational & sequential logic circuits (ILO1), their design using RTL design abstractions and HDL (ILO2), and their implementation using FPGAs (ILO3).	

# ELEC3310 Project Grading Rubric

Marks	Excellent	Good	Satisfactory	Marginal	Fail
Minimized	Demonstrates	Demonstrates	Demonstrates	Demonstrates	Demonstrates
state diagram	excellent	a solid	an adequate	a limited	a lack of
& state table	understanding	understanding	understanding	understanding	understanding
	of FSM design				
Max: 10%	from the				
	lecture &				
	tutorial	tutorial	tutorial	tutorial	tutorial
	materials	materials	materials	materials	materials
Simulation	Demonstrates	Demonstrates	Demonstrates	Demonstrates	Demonstrates
Test *	exceptional	a strong	a satisfactory	a basic	minimal
	understanding	understanding	understanding	understanding	understanding
Max: 35%	on how to				
	represent and				
	simulate a				
	digital system				
	using VHDL.				
Board Test *	Demonstrates	Demonstrates	Demonstrates	Demonstrates	Demonstrates
	exceptional	a strong	a satisfactory	a basic	minimal
Max: 40%	understanding	understanding	understanding	understanding	understanding
	on how to				
	create Design				
	Constraints for				
	the Basys3				
	Board and how				
	to program it				
	for testing.				
Block diagram	Shows	Shows a solid	Shows an	Shows a	Shows a lack of
Design &	excellent	understanding	adequate	limited	understanding
description	understanding	of structural	understanding	understanding	of structural
	of structural	modeling and	of structural	of structural	modeling and
Max: 15%	modeling and	the use of	modeling and	modeling and	the use of
	the use of	digital	the use of	the use of	digital
	digital	hardware	digital	digital	hardware
	hardware	components	hardware	hardware	components
	components	learned in class	components	components	learned in class
	learned in class	& tutorials	learned in class	learned in class	& tutorials
	& tutorials		& tutorials	& tutorials	

\* Remarks: If students don't submit all the Vivado files (VHDL, testbench, etc.) required in the project they will get marks deducted.

### **Final Grade Descriptors:**

Grades	Short Description	Elaboration on subject grading description
A	Excellent Performance	Students with excellent performance in the course demonstrate a strong grasp of the lecture & tutorial materials, effectively utilizing the tools discussed, excel in laboratory experiments and the project, and to be able to design digital circuits using logic gates and HDL.
В	Good Performance	Students with good performance in the course exhibit a solid understanding of the lecture & tutorial materials, proficient use of tools discussed, and competent completion of laboratory experiments & the project. They showcase commendable knowledge and skills to design digital circuits using logic gates and HDL.
С	Satisfactory Performance	Students with satisfactory performance demonstrate an adequate understanding of the lecture & tutorial materials, satisfactory use of tools discussed, and completion of laboratory experiments & the project. They showcase satisfactory knowledge and skills to design digital circuits using logic gates and HDL.
D	Marginal Pass	Students with marginal pass show limited understanding of the lecture & tutorial materials, inconsistent use of tools discussed, and incomplete or inconsistent performance in the laboratory experiments & the project. They exhibit limited skills to design digital circuits using logic gates and HDL.
F	Fail	Students who fail the course display a lack of understanding of the lecture & tutorial materials, inadequate use of tools, and unsuccessful completion of some of the laboratory experiments & the project. They lack the skills to design digital circuits using logic gates and HDL.

### **Course AI Policy**

The use of Generative AI in homework assignments, laboratory experiments and the project is permitted with proper acknowledgement.

### **Communication and Feedback**

Assessment marks & feedback for individual assessed tasks will be communicated via Canvas within two weeks of submission. Students who have further questions about the feedback including marks should consult the instructor, Teaching Associate or PGTAs within one week after the feedback is received.

### **Resubmission Policy**

We will accept resubmission of homework assignments, lab reports and project report ONLY if they are resubmitted through Canvas BEFORE the announced due-date. **We will NOT ACCEPT late submissions**.

## **Required Texts and Materials (Textbook & Notes)**

Title: Digital Fundamentals, Global Edition, 11th Edition Author: Thomas L Floyd Print Book ISBN: 9781292075983

Lecture notes and Tutorial notes will be provided.

## **Academic Integrity**

Students are expected to adhere to the university's academic integrity policy. Students are expected to uphold HKUST's Academic Honor Code and to maintain the highest standards of academic integrity. The University has zero tolerance of academic misconduct. Please refer to <u>Academic Integrity | HKUST – Academic Registry</u> for the University's definition of plagiarism and ways to avoid cheating and plagiarism.

## Additional Resources (Reference Books/Materials):

Title: Digital Design, Global Edition, 6th Ed Author: M. Morris Mano & Michael D. Ciletti ISBN: 9781292231167